Computer Organization (Instruction set Architecture & Assembly Language Programming)

KR Chowdhary Professor & Head Email: kr.chowdhary@gmail.com webpage: krchowdhary.com

Department of Computer Science and Engineering MBM Engineering College, Jodhpur

November 14, 2013

- Instruction set architecture: A portion of the computer visible to machine language programmer / compiler writer.
   Execution Environments:
- Desktop: performance of programs decided by integer and floating-point arithmetics, no concern to power consumption, and program size, Appl. Main use web browsing, limited computations. Compiler generated code.
- Servers: data, file servers, web applications, time sharing applications for many users,
- Real-time and embedded systems : Low cost and power, small code size, e.g., DSP (digital signal processing) and media processors, continuous streaming of data, fast execution of code (targeting the worst case performance), code is hand optimized.

# Classification of Instruction set Architectures

- ► High performance Systems: RISC Architecture.
- Architectures:
  - 1. Stack architecture: operand is implicitly on top of stack
  - 2. Accumulator architecture: one operand specified other in accumulator
  - 3. General purpose register(GPR) architecture: operands explicitly in register or memory.
  - 4. Memory-Memory Architecture: All operands are in memory.
- ▶ GPR: Registers are faster, and more efficient to use by the compiler.
- In (A ∗ B) − (B ∗ C) − (A ∗ D), multiplication can be evaluated in any order by GPR but not by stack m/c (example later on)

# Operand locations for four Instruction set architectures



```
\\ compute C = A + B
Stack: Accumulator: Register-memory
push A Load A //accesses memory as part of
push B Add B // instruction
Add store C Load R1, A
Pop C Add R3, R1, B
Store R3, C
```

```
Register-register:
//accesses memory through load/store inst.
Load R1, A
Load R2, B
Add R3, R1, R2
Store R3, C
```

```
Memory-memory architecture?
```

# Stack v/s Register Memory addressing

#### **Evaluate:** (A\*B)-(B\*C)-(A\*D)

Stack Machine:
PUSH A
PUSH B
MULT
PUSH B
PUSH C
MULT
SUB
PUSH A
PUSH D
MULT
SUB
POP T



Figure 1: Tree for (A \* B) - (B \* C) - (A \* D). Post-Order: AB \* BC \* -AD \* -

Register-Memory Addressing: MULT E, A, B; A-F registers MULT F, B, C SUB F, E, F MULT E, A, D SUB T, F, E; T is memory location

## Issues in Instruction set Design

- ► Variables allocated to registers ⇒ memory traffic reduces, program speeds up, code density reduces (register named with fewer bits)
- What can be the +ve and -ve issues of R-R, R-M, and M-M instructions?

Issues in Memory Addressing:

- How memory addresses are specified and interpreted?
- ▶ Memory Issue: Big Endian v/s Little Endian. In first, the bits are 0, 1, ..., 6, 7. In second: 7, 6, ..., 1, 0. How does it make difference? Instruction formats: Most instructions specify a register transfer operation of the form: an opcode followed with a set of *n* operands, e.g., X<sub>1</sub> = f(X<sub>1</sub>, X<sub>2</sub>,...,X<sub>n</sub>).
- Addressing Modes: How the architecture specify the address of an object?

- 8-bit CPU
- Communicates with other units through 16-bit address bus, 8-bit data bus, and control bus
- ► Address:  $A_0 A_{15}$ , total addressable memory= $2^{16} = 65536$  (64k). Address locations 0 - 65535 (0000H - FFFFH).
- ▶ Databus  $D_0 D_7$  (little E.), multiplexed with lower 8 bits  $(A_0 A_7)$  of address bus  $(A_0 A_{15})$ .
- Control bus: Various signal lines (binary) carrying signals like Read/write, Enable, Ready, Flag bits, etc.

- 8-bit microprocessor (word length = 8-bit)
- Stores 8-bit data (registers, accumulator, memory locations)
- Performs arithmetic, logic, and data movement operations using 8-bits
- Tests for conditions (if/then)
- Sequence the execution of instructions (jumps, etc)
- Stores temporary data in RAM & register during runtime

# Intel 8085 Registers

- ACC + 6 general purpose registers (8-bit): A(111), B(000), C(001), D(010), E(011), H(100), L(101), which can be used to form 3 no. of 16-bit registers, BC(00), DE(01), HL(10), SP(11): two bits in 1st byte.
- Accumulator + Flag register = PSW (processor status register) (status: Z, S, P, C, AC)
- Flag bits: To indicate the result of condition: C(carry), Z(zero), S(sign minus), P(sign plus), AC(auxiliary carry)
- Flag bits are used as Tests for conditions (if/then)
- Program Counter (PC): Contains memory address of next instruction
- Stack Pointer(SP): holds the return address for subroutine call, can save registers(PUSH, POP Instructions)

### Intel 8085 Architecture



```
;Program to add two numbers:
MVI A, 7BH
MVI B, 67H
ADD B
HLT
```

```
;Program to multiply a given no. by number 4:
MVI A, 30H
RRC
RRC
MOV B, A
HLT
```

## Intel 8085 assembly language programming

```
;Find greater of two numbers:
     MVI B, 30H
    MVI C, 40H
    MOV A, B
     CMP C
     JZ eq
     JP gt
     JM lt
eq: MVI D, OOH
    JMP stop
gt: MVI D, 01H
    JMP stop
lt: MVI D, 02H
stop: HLT
```

## Intel 8085 Instruction set

BRANCH CONTROL I/O AND ASSEMBLER			AMITMETIC AND LOGICAL GROOP								· · · · · · · · · · · · · · · · · · ·			How					
GROUP MACHINE CONTROL		REFERENCE (ConL)	Add"		Increment"		Logical*				Move		Move (cont)			Immediate			
Jump	Stack Ops	Pseudo	E.	97	· .	4 10		r .				75		EA	55	[	A, byte	3E	
MP artr CS	E 8 65	General	i lâ	80	- 1	B 04		12	40		AC	79		EC.	59		C bute	06	
VZ adr C2	PUSH D D5	ORG	i c	81		C OC		č	A1	MOV-	AD	ZA	MOV-	ED	5A	MVI-	D. byte	16	
adr CA	H E5	END	ADD- D	82	INR -	D 14	ANA-	D	A2	1	AE	78		8.8	58		E, byte	16	
C adr D2	. L PSW F5	EQU	E	83	1010	E 1C	100725254	8	A3	\$	AH	7C		E,H	5C		H, byte	26	
adr DA	E8 C1	SET	н	84		H 24		н	A4	1	AL	70		E.L	SD		L, byte	2E	
O edr E2	POP D D1	DS	L	85		L 2C		L	AS		LA.M	7E		E.M.	5E	- 1	M, byte	36	
Eadr EA	H E1	DB	L M	86	L	M 34		LM	A6	1	BA	47		FHA.	67				
edr F2	L PSW* F1	DW	A 14	8F	E	B 03	1	Ē.		1	8.8	40		H.B	60		10002		
adr FA	YTH ITS		6	88	INX -	D 13		8	4.0		B.C	41		H,C	61		Load		
HIL EA	SPHL F9		C C	89		H 23		č	49	MOV-	B,D	42	MOV-	H,D	62				
Call		MACHO	ADC-D	8A	L	SP 33	XRA-	D	AA	1	B,E	43		H,E	63	10000	8, dble	01	
00 10 10		ENDM	E	88				8	AB	1	B,H	44		H,H	64	LXI-	D, dble	11	
Zadr C4	Input/Output	DEPT		8C	De	crement**		н	AC		B.L	45		HL	65		H, dble	21	
adr CC	100 Mar 200	IPP	1.	8D				L	AD	f ,	LB,M	46		LH'W	66		SP, dble	31	
IC adr D4	OUT byte D3	IRPC	L M	86		A 3D		M	AE	1.2	C,A	4F .		LA	6F				
adr DC	IN byte DB	EXITM	1 0.0000 C			8 05		۲a.	87		C,B	48		L.B	68		Load/Sr	lore	
O adr E4			Subt	ract*		C 00		8	80	+	C,C	49		LC	69		I DAX B	0.6	
E adr EC	Control	Balacellas			DCR-	D 15		C	B1	MOV-	C.D	44	MOV-	LD	64		LDAX D	14	
adr F4		APPO NAME		97		E 1D	ORA-	D	B2	1	C,E	48		LE	68		LHLD M	r 2A	
Aadr FC	DI F3	DSEG STKIN	B	90		H 25		Ε	B3	1	C,H	40		1.1	60		LDA adr	34	
	EI FB	CSEG STACK	CUT C	91		L 2D		н	84		C.L	40			60		-	-	
Return	NOP 00	PUBLIC MEMORY	506 0	92	8 L	M 35		L	B5		L C'W	46		Lr.w	0C		STAY O	12	
ET CO	HLT 76	FXTRN	5	94	Ē	B 08		Lм	86		D,A	57		MA	77		SHIDM	w 22	
N7 C0			17	95	DCX-	D 18		Γ A	BF		D,B	50	100200	M,B	70		STA adr	32	
Z C8	March 1997	Conditional	- I.	96		H 2B		в	88		D,C	51	MOV-	M,C	71				
NC DO	New instructions	" Assembly:	ř.			SP 38	-20193	C	B9	MUV-	0.0	26		M,D	12				
C D8	(abes Unity)	IF	12	97			CMP-	D	BA	1	0.6	53		ME	73				
PO EO	RIM 20	ELSE	l lõ	99	- N	and a second second		E	88	1	0,6			Mi.	75				
PE E8	SIM 30	ENDIF	SBR 0	94		Specials		н	BC		DH	56		Cwir	10				
P FO			6	9B	DA	A* 27		5	BD			~	XCHG		EB				
EM F8	ASSEMBLER	Constant Definition	н	9C	CM	A 2F		L M	96		2.								
	REERENCE		L	9D	STO	21 37			and and	1 2 3	DAte.	<ul> <li>consist</li> </ul>	nt, or logical	arithm	etic expr	assion that e	maiuates to	-	
Restart	HEFENENCE	OBDH - Hex	M	9E	CM	Ct 3F	Im	-	- Cognetar			CODATE:	et or looks	1000	one oys	OI 2-OVE	instruction i		
Γo C7	Operators	LAG J					40	hate		1		16-bit (	dets quanti	y. (5e	cond an	d Third by	tes of 3-b	-	
1 CF	0	1050 - Decimal					AC	hyte	CE	1		instruct	lions).						
2 D7	NUL	100 ]	Double	A00 1	3	HOLATE T	SU	trute	06	1	801	- 15-bit a	iddress (Sec	ond and	s Third by	des of 3-byte	instruction	1 <b>6</b> ].	
IST-3 DF	LOW, HIGH	720 - Octal	Гв	09 **	BL	07	SB	byte	DE	1	•	all flags	6 (C. Z. S. P	AC) #	flected.				
4 E7	"/, MOD, SHL, SHR	1203	DAD-D	19	RR	C OF	AN	byte	E6	1		affect of	a except Ca	ннү з	mected;	exception:	INX and D	CX	
5 EF	+	110118 Binary	H	29	BA	17	XRI	byte	EE	1.		only Ca	ARRY allers	-					
6 F7	NOT	0011081	SP	39	RA	R 1F	OR	byte	F6	13.		-40		- 12 C					
L/ FF	AND	TEST LASCI	N				CPI	byte	FE	A.		All m	nemonics of	pyrigh	e Pintal C	Serporation	1976.		

- Immediate addressing (MVI B, 25H)
- Direct addressing (LDA 1020H)
- Register addressing (MOV B, C)
- Implied addressing (CMA, RAR)
- Register Indirect addressing(MOV A, M; ADD M).
- Register Indirect addressing(LDAX B, LDAX D, STAX B, STAX D)

;Code to sum five locations and store the result at subsequent ;location:

LXI H, 1010H ; memory pointer for start of data MVI C, 05H ; initialize counter value XRA A ; Exclusive OR A with itself loop: ADC M ; add memory into Accumulator with carry INX H ; increment the memory pointer register pair HL DCR C ; decrement the counter JNZ loop ; if counter not zero then repeat the loop MOV M, A ; store the sum at subsequent location. HLT ; otherwise halt the processor

```
;Code to copy paste 1000H to 2000H for 25H locations:
   LXI B, 1010H ; source pointer
   LXI D, 2000H ; destination pointer
   MVI H, 25H ; counter initialize
loop: LDAX B
   STAX D
   INX B
   INX D
   DCR H
   JNZ loop
   HLT
```

# PDP-11 Mini-Computer, 1970s

- Registers: R0:R5, SP=R6, PC=R7, (all 16 bits), Status Flags: I, V, N, Z, C
- Address: 16-bits (64K), (32-k words)
- additional instructions, like MUL, DIV, WAIT, RESET, and many more powerful instructions
- Iater versions supported Virtual memory.
- ▶ 8085 instruction set is subset of PDP11 (DEC machine)
- Addressing modes: register, autoincrement, autodecrement, index, indirect, immediate, absolute, relative



16 General Purpose	Register: $R_0 - R_{15}$ , Mem adr: 20 bits
Register	Add R3, R4
Immediate	Add R4, #3
Displacement	Add R4, 100(R1)
Register Indirect	Add R4, (R1)
Indexed	Add R3, (R1+R2); R1 base, R2 Index
Direct/Absolute	Add R1, (1001); [R1] ← [R1]+m[1001]
Memory Indirect	Add R1, @(R3); [R1]←[R1]+M[M[R3]]
Auto Increment	Add R1, (R2)+; [R1]←[R1]+M[R2]
	$[R2] \leftarrow [R2] + d$ ; d size of elem.

Auto decrement Add R1, -(R2); [R2]  $\leftarrow$  [R2]-d; R[1]  $\leftarrow$  [R1]+M[R2]

- Addressing modes reduce the instruction count, add complexity in building computer, may increase average clock cycles per instruction. Number of addresses:
- ► CDC 6600: ADD Z, Y, X ; three address
- 1 Fever operands  $\rightarrow$  lesser functions per instruction  $\rightarrow$  longer programs  $\rightarrow$  longer execution times.
- 2~ long instructions with multiple operands  $\rightarrow$  more complex decoding & processing circuits.

- 1. Assume an instruction set that uses a fixed 16-bit instruction length. Operand specifiers are 6 bits in length. There are 5 two operand instructions and 33 zero operand instructions. What is the maximum number of one-operand instructions that can be encoded using the fixed 16-bit instruction length?
- 2. A given processor has 32 registers, uses 16-bit immediate and has 142 instructions. In a given program,
  - ▶ 20 % of the instructions take 1 input register and have 1 output register.,
  - ▶ 30 % have 2 input registers and 1 output register,
  - 25 % have 1 input register, 1 output register and take an immediate input as well, and the remaining 25 % have one immediate input and 1 output register.

- $2.1\,$  For each of the 4 types of instructions , how many bits are required? Assume that it requires that all instructions be a multiple of 8 bits in length.
- 2.2 How much less memory does the program take up if variable-length instruction set encoding is used as opposed to fixed-length encoding?
- 3. Compare the memory efficiency of the following instruction set architectures:
  - Accumulator- All operations occur between a single register and a memory location. There are two accumulators of which one is selected by the opcode;
  - Memory-memory: All instruction addresses reference only memory locations
  - Stack All operations occur on top of the stack. The implementation uses a hardwired stack for only the top two stack entries, which keeps the processor circuit very small and low cost. Additional stack positions are kept in memory locations, and accesses to these stack positions require memory references.
  - Load-store All operations occur in registers, and register-to register instructions have three register names per instruction.

To measure memory efficiency, following are assumptions about all 4 instruction sets:

- All instructions are an integral number of 8-bit in length;
- The opcode is always 8 bits;
- Memory accesses use direct address
- ► The variables A, B, C, and D are initially in memory
- a. Invent your own assembly language mnemonics and for each architecture write the best equivalent assembly language code for this high level language code:

$$A = B + C;$$
  

$$B = A + C;$$
  

$$D = A - B;$$

b. Assume the given code sequence is from a small, embedded computer application, such as a microwave oven controller that uses 16-bit memory addresses and data operands. If a load-store architecture is used, assume that it has 16 general-purpose registers. Answer the following questions:

### Exercises

- How many instruction bytes are fetched?
- How many bytes of data are transferred from/to memory?
- Which architecture is the most efficient as measures in code size?
- Which architecture is most efficient as measured by total memory traffic (code + data)
- 4. Specify the register contents and the flag status as the following instructions are executed:

XRA A MVI B, FFH INR B DCR A ADD B SUI 86H ANA C RST1

### Exercises

- 5. A system is designed to monitor the temperature of a furnace. Temperature readings are recorded in 16 bits and stored in memory locations starting at 7060H. The high-order byte is stored first and the low-order byte is stored in the next consecutive memory location.However, the low-order byte of all the temperature readings is constant. Write 8085 ALP to transfer the high-order readings to consecutive memory locations starting at 7080H and discard the low-order bytes.Temperature Readings (H): 6745, 8745, 1F45, 3045, 8045, 7F45.
- 6. First set of data is stored from memory locations starting from 6155H to 6165H. Second set of data is stored from 6255H to 6265H. Write 8085 ALP to interchange the contents of memory locations with each other.

 Download intel 8085 simulator (gnusim8085), using command: \$ sudo apt-get install gnusim8085 <enter>, and sun the various simulation programs. 8. List the assembly language program generated by a compiler from the following Fortran program. Assume integer values of one byte size.

SUM = 0 SUM = SUM + A + B DIF = DIF - CSUM = SUM + DIF

9. List the assembly language program generated by the compiler for the following Fortran IF statement:

IF(A - B) 10, 20, 30

The program branches to statement 10 if A-B <0; to statement 20 if A-B =0; and to statement 30 if A -B > 0.

10. Write a program to multiply two unsigned numbers.

- John L. Hennessy & David A. Patterson, Computer Architecture A qualitative approach, 3rd Edition, Elsevier (indian print).
- PDP11 processor handbook, Digital Equipment Corporation, 1979.
- http://bitsavers.trailing-edge.com/pdf/intel/MCS80/9800301D \_8080\_8085\_Assembly\_Language\_Programming\_ Manual\_May81.pdf
- http://www.iitg.ernet.in/asahu/cs421/Lects/Lec04.pdf